United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/824,577	04/14/2004	Chia-Chen Liu	252011-2230			
	590 01/11/2007	EXAMINER				
THOMAS, KAY	TDEN, HOSTEMEYER & PARKWAY	PERKINS, PAMELA E				
SUITE 1750	20220	ART UNIT	PAPER NUMBER			
ATLANTA, GA	1 30339		2822	<u> </u>		
SHORTENED STATUTORY	PERIOD OF RESPONSE	MAIL DATE	MAIL DATE DELIVERY MO			
3 MON		01/11/2007	PAPER			

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

		T	Application No.		Applicant(s)	
Office Action Summary		10/824,577		LIU ET AL.		
		Examiner		Art Unit	1	
			Pamela E. Perkins	;	2822	·
The M Period for Reply	AILING DATE of this commun	ication appe	ears on the cover	sheet with the co	rrespondence a	ddress
WHICHEVER - Extensions of tin after SIX (6) MO - If NO period for - Failure to reply v Any reply receive	ED STATUTORY PERIOD F IS LONGER, FROM THE M ne may be available under the provisions NTHS from the mailing date of this come reply is specified above, the maximum st within the set or extended period for reply ed by the Office later than three months rm adjustment. See 37 CFR 1.704(b).	MAILING DA s of 37 CFR 1.136 nunication. atutory period will will, by statute, c	TE OF THIS CON 6(a). In no event, howev Il apply and will expire SI cause the application to I	MMUNICATION. er, may a reply be time X (6) MONTHS from the pecome ABANDONED	ly filed te mailing date of this ((35 U.S.C. § 133).	
Status		•				
2a) ☐ This ac 3) ☐ Since the	isive to communication(s) file tion is FINAL . his application is in condition in accordance with the practi	2b)⊠ This a for allowand	action is non-final ce except for form	nal matters, pros		e merits is
Disposition of C	laims					
4a) Of th 5) ☐ Claim(s 6) ☑ Claim(s 7) ☐ Claim(s 8) ☐ Claim(s Application Pape 9) ☐ The spe 10) ☐ The draw	a) 1-19,26 and 27 is/are pendine above claim(s) is/are pendine above claim(s) is/are is/are allowed. b) 1-19,26 and 27 is/are rejected to. c) is/are objected to. c) are subject to restricted. cification is objected to by the wing(s) filed on is/are at may not request that any objected to by the wing of	ted. ction and/or o e Examiner. a) ☐ accep	n from considera election requirem pted or b)□ obje	ent. cted to by the Ex		
	ment drawing sheet(s) including n or declaration is objected to					
Priority under 35	_	•				
12) Acknowl a) All I 1. C 2. C 3. C	edgment is made of a claim of Some * c) None of: ertified copies of the priority opies of the certified copies of the priority opies of the certified copies pplication from the Internation attached detailed Office action	documents documents of the priorit	have been received have been received to documents have (PCT Rule 17.2(a	red. red in Application re been received a)).	n No I in this National	l Stage
	ences Cited (PTO-892)			terview Summary (F		
	person's Patent Drawing Review (F closure Statement(s) (PTO/SB/08) iil Date	PTO-948)	5) 🔲 N	aper No(s)/Mail Date otice of Informal Pate ther:		·

Art Unit: 2822

DETAILED ACTION

This office action is in response to the filing of the RCE on 12 December 2006. Claims 1-19, 26 and 27 are pending.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-19, 26 and 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Johnson (6,525,953) in view Chakrabarti et al. (5,747,135) and Brask (2004/0188387).

Referring to claims 1, 14, 26 and 27, Johnson discloses a method of fabricating a semiconductor memory device where a first conductive layer (114), a first type doped semiconductor layer (130), a first dielectric layer (131), and a second type doped semiconductor layer (132) are sequentially formed on a substrate (100); patterning the second type doped semiconductor layer (132), the first dielectric layer (131), the first type doped semiconductor layer (130), and the conductive layer (114) along the first direction, thereby turning the conductive layer into a first conductive line; etching the second type doped semiconductor layer (132), the first dielectric layer (131), and the first type doped semiconductor layer (130) into a memory cell; depositing a second dielectric layer (not shown) overlying the substrate (100); planarizing the second

Art Unit: 2822

dielectric layer to expose the memory cell; and forming a second conductive line (123) overlying the second dielectric layer, running generally perpendicular to the first conductive line (Fig. 7; col. 8, line 36 thru col. 9, line 22; col. 11, lines 18-43).

Johnson does not disclose employing oxygen plasma sputtering to clean the substrate before deposition of a layer.

Chakrabarti et al. disclose a method of fabricating a semiconductor memory device where a layer (16) is formed over a substrate (12), wherein oxygen plasma sputtering is employed to clean the substrate before deposition of the layer (col. 3, lines 21-37).

Since Johnson and Chakrabarti et al. are both from the same field of endeavor, a method of fabricating a semiconductor memory device, the purpose disclosed by Chakrabarti et al. would have been recognized in the pertinent art of Johnson. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Johnson by employing oxygen plasma sputtering to clean the substrate before deposition of a layer as taught by Chakrabarti et al. to contaminants form the substrate (col. 3, lines 37-43).

Brask discloses a method of fabricating a semiconductor device where a semiconductor layer is etched thereby forming silicon residue on a surface; the surface is exposed to an oxidizing agent thereby removing the silicon residue (para. 2 & 10).

Since Johnson and Brask are both from the same field of endeavor, a method of fabricating a semiconductor device, the purpose disclosed by Brask would have been recognized in the pertinent art of Johnson. Therefore, it would have been obvious to

Art Unit: 2822

one of ordinary skill in the art at the time the invention was made to modify Johnson by etching a semiconductor layer thereby forming silicon residue on a surface and exposing the surface to an oxidizing agent thereby removing the silicon residue as taught by Brask. It is commonly known in the art that silicon residue can be formed on the surface after an etching process, this residue interferes that the intended dimensions of device features (para. 10).

Referring to claim 2 and 14, Johnson discloses the first type doped semiconductor layer as a p+ -type doped silicon layer (col. 11, lines 18-43).

Referring to claims 3 and 14, Johnson discloses the first conductive layer comprising a stack of TiN/TiSi2/p+-type doped silicon layers (col. 8, lines 45-53).

Referring to claims 4 and 14, Johnson discloses the first conductive line as a word line (Fig. 1; col. 4, lines 60-63).

Referring to claims 5 and 15, Johnson discloses the formation of the first dielectric layer comprises rapid thermal oxidation of silicon (col. 8, lines 61-67).

Referring to claims 6 and 14, Johnson discloses the second type doped silicon layer is n-type doped silicon layer (col. 11, lines 18-43).

Referring to claims 7 and 14, Johnson discloses the memory cell comprises a stack of p+-type doped silicon/first dielectric/n-type doped silicon layers (Fig. 7; col. 11, lines 18-43).

Referring to claims 12 and 14, Johnson discloses the second conductive layer comprises a stack of n+-type doped silicon/TiN/TiS₂/n+-type doped silicon/n-type doped silicon layers (Fig. 7; col. 11, lines 18-43).

Art Unit: 2822

Referring to claim s13 and 14, Johnson disclose the second conductive line as a bit line (Fig. 1; col. 4, lines 60-63).

Referring to claims 8-11 and 16-19, Chakrabarti et al. do not disclose a flow rate between 200 and 400sccm, a temperature between 225 and 275 °C and power between 1000 and 1500W. It would have been obvious to one having ordinary skill in the art at the time invention was made to perform oxygen plasma cleaning at a flow rate between 200 and 400sccm, a temperature between 225 and 275 °C and power between 1000 and 1500W disclosed in the claimed invention, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. *In re Aller*, 105 USPQ 233 (CCPA 1955).

Response to Arguments

Applicant's arguments filed 12 December 2006 have been fully considered but they are not persuasive. As stated above, Johnson in view of Chakrabarti et al. and Brask disclose the method of fabricating a semiconductor memory device as described in independent claims 1 and 14.

In response to the applicant's arguments, the applicant argues prior art does not teach etching the second type doped semiconductor layer, the first dielectric layer, and the first type doped semiconductor layer into a memory cell causing particulate silicon residues on the surface of the first conductive line; depositing a second dielectric layer overlying the substrate, wherein oxygen plasma sputtering is employed to oxidize and

Art Unit: 2822

remove the particulate silicon residues on the surface of the first conductive line before deposition. Johnson discloses the claimed invention, including a second dielectric layer, except for the oxygen plasma sputtering employed to clean the substrate. The examiner is relying of the Chakrabarti et al. reference to teach oxygen plasma sputtering employed to clean the substrate. Cleaning a substrate after a patterning step is standard practice in the semiconductor field to remove residue. Also, Brask discloses etching a semiconductor layer thereby forming silicon residue on a surface and exposing the surface to an oxidizing agent thereby removing the silicon residue (para. 2 and 10).

Applicant has added the subjective intent of the method into the claim language, this does not further limit the scope of the claims.

"[T]he PTO can require an applicant to prove that the prior art products do not necessarily or inherently possess the characteristics of his claimed product. Whether the rejection is based on 'inherency ' under 35 U.S.C. 102, on 'prima facie obviousness' under 35 U.S.C. 103, jointly or alternatively, the burden of proof is the same." *In re Best* 562 F.2d 1252, 1255, 195 USPQ 430, 433-34 (CCPA 1997). "[W]here the Patent Office has reason to believe that a functional limitation assert to be critical for establishing novelty in claimed subject matter may, in fact, be an inherent characteristic of the prior art, it possesses the authority to require the applicant to prove that the subject matter shown to be in the prior art does not possess the characteristic relied on." *In re Best, supra* 125455, 195 USPQ at 433 (quoting from *In re Swinehart*, 58 CCPA 1027, 439 F.2d 210, 169 USPQ 226 (1971)).

Art Unit: 2822

"In the first place, it is elementary that the mere recitation of a newly discovered function or property, inherently possessed by things in the prior art, does not cause a claim drawn to those things to distinguish over the prior art. Additionally, where the Patent Office has reason to believe that a functional limitation asserted to be critical for establishing novelty in the claimed subject matter may, in fact, be an inherent characteristic of the prior art, it possesses the authority to require the applicant to prove that the subject matter shown to be in the prior art does not possess the characteristic relied on." In re Swinehart, supra. 169 USPQ at 229.

Page 7

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Pamela E. Perkins whose telephone number is (571) 272-1840. The examiner can normally be reached on Monday thru Friday, 8:30am to 5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zandra Smith can be reached on (571) 272-2429. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2822

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

PEP

7 January 2007

Zandra V. Smith

Page 8

Supervisory Patent Examiner